

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/054,972	01/25/2002	Yoshiyasu Doi	100021-00066	8817
75	90 11/01/2006	EXAMINER		
ARENT FOX	KINTNER PLOTKI	PERILLA, JASON M		
Suite 600 1050 Connecticut Avenue, N.W.			ART UNIT	PAPER NUMBER
	C 20036-5339	2611		

DATE MAILED: 11/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<del></del>			di - Ai Ni -	A I' 44 - 3				
		Арр	lication No.	Applicant(s)	Applicant(s)			
		10/0	054,972	DOI ET AL.				
Office Action Summary			miner	Art Unit				
		Jaso	on M. Perilla	2611				
Period fo	The MAILING DATE of this commun or Reply	nication appears o	on the cover sheet	with the correspondence a	ddress			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MINIOR SIX (6) MONTHS from the mailing date of this come of period for reply is specified above, the maximum some to reply within the set or extended period for reply reply received by the Office later than three months ed patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE C s of 37 CFR 1.136(a). In munication. tatutory period will apply y will, by statute, cause	OF THIS COMMUN n no event, however, may y and will expire SIX (6) Mu the application to become	NICATION. a reply be timely filed  ONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).				
Status		•						
1)⊠	Responsive to communication(s) fil	ed on <i>01 August</i>	2005					
2a)⊠	•	2b)⊠ This actio						
3)								
-/-	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims	•	•	·				
· ·	Claim(s) 1-81 is/are pending in the	application						
7/63	4a) Of the above claim(s) <u>2-4</u> , 6-9,		31, 33-36, 38-40.	42-54, 56-58, 60-63, and	65-67 is/are			
withdraw	n from consideration.		<u> </u>					
	Claim(s) is/are allowed.							
-	Claim(s) 1.5.10,14,28,32,37,41,55,59,64 and 68 is/are rejected.							
• —	· · ·							
-	Claim(s) are subjected to:  Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
	-	ne Examiner						
7—	<ul> <li>☐ The specification is objected to by the Examiner.</li> <li>☑ The drawing(s) filed on 25 January 2002 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.</li> <li>Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).</li> </ul>							
ישולסו								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	The oath or declaration is objected to							
,	under 35 U.S.C. § 119							
12)[\forall	Acknowledgment is made of a claim	o for foreign priori	ity under 35 U.S.C	& 119(a)-(d) or (f)				
	12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) △ All b) ☐ Some * c) ☐ None of:							
a)	a)⊠ All b) Some c) None of:  1.⊠ Certified copies of the priority documents have been received.							
	Certified copies of the priority documents have been received in Application No							
	3. Copies of the certified copies of the priority documents have been received in this National Stage							
	application from the Internati	•			• 1 <b>g</b> -			
* (	See the attached detailed Office acti	•		ot received.				
Attachmen			A) [ ] 1_1	u Summanı (DTO 443)				
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (	PTO-948)		w Summary (PTO-413) lo(s)/Mail Date				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date			of Informal Patent Application (P	TO-152)			

#### **DETAILED ACTION**

1. Claims 1-81 are pending in the instant application. Claims 2-4, 6-9, 11-13, 15-27, 29-31, 33-36, 38-40, 42-54, 56-58, 60-63, and 65-67 are withdrawn from further consideration.

### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 10, 28 and 37 are rejected under 35 U.S.C. § 102(b) as being anticipated by Early et al (US 5391999 hereafter "Early").

Regarding claim 1, Early et al discloses according to figure 2 a receiver circuit comprising: a sampling circuit (43, 48) sampling an input signal (V<sub>INP</sub>, V<sub>INM</sub>); a buffer circuit (47) buffering an output of said sampling circuit; a determining circuit (69) determining an output of said buffer circuit; and a buffer control circuit (60, 62, 64 and 65) keeping a small input signal dependency of the output of said buffer circuit until (col. 10, lines 35-45) carrying out said sampling (fig. 5; col. 10, lines 4-15; col. 10, lines 44-53, *54-58*), wherein said buffer control circuit is a switch (i.e. transistors 60, 62, 64 and 65) arranged between the output of the buffer device (47) and a load device (69). The differential switched-capacitor filter disclosed by Early receives a signal V<sub>IN</sub>, samples the signal, buffers the signal, and determines, accordingly, an output signal V<sub>OUT</sub>. The buffer circuit control circuit, which is comprised of various switched capacitors, is utilized

to appropriately gate and charge or discharge voltage and current in the buffer to prevent glitches which result from the sampling and transitions of the input signal (col. 1, lines 20-35).

Regarding claim 10, the limitations of the claim are disclosed by Early as applied to claim 1 above. Further, Early disclose that the buffer control circuit is a buffer control circuit substantially constant value of the output of said buffer circuit until carrying out said sampling. According to figure 2, the buffer circuit (47) is kept constant by the buffer control circuit because the buffer control circuit either clamps (60, 64) the output of the buffer via control signal  $\varphi$ 2 (fig. 5) when sampling is about to occur via sampling clock  $\varphi$ 2D (fig. 5) or passes (62, 65) the sampled signal via control signal  $\varphi$ 1 (fig. 5) once sampling has occurred.

Regarding claim 28, Early discloses the limitations of the claim as applied to claim 1 above.

Regarding claim 37, Early discloses the limitations of the claim as applied to claim 10 above.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 5, 14, 32, 41, 55, 59, 64, and 68 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Kawabata (US 6452518) in view of Early.

Art Unit: 2611

Regarding claim 5, Kawabata teaches a bit interleaving apparatus according to figure 3A, wherein two sampling or receiving circuits (13a and 13b) are used with two phase offset clock signals (52a and 52b) to effectively double the sampling data rate of a signal (50) which allows two times as much data to be transmitted (col. 1, lines 54-65) using sampling units that run at half the full data rate. Kawabata does not disclose that the sampling or receiving circuits (13a and 13b) are receiver circuits as provided in claim 1. However, Early teaches receivers having sampling circuits which disclose the limitations of claim 1 as applied above. Further, Early teaches that the receivers are advantageous because the buffer control circuits of the receivers prevent switching "glitches" from being induced in the outputs (col. 1, lines 20-35). Therefore, it would have been obvious to one having skill in the art at the time which the invention was made to replace the samplers or receivers of Kawabata with the receivers of Early (i.e. fig. 2 embodiment) because each of the receivers of Early is specifically designed to prevent switching glitches from propagating. Further, the Examiner notes and concedes that the analog to digital converters of Kawabata (13a and 13b) are not strictly analogous to the all digital receivers and buffers of Early. Nonetheless, one skilled in the art is still motivated to utilize the advantage of Kawabata's data interleaving in an all digital context as combined with Early's receivers. Hence, the combination of Kawabata in view of Early comprises a plurality of sample switches sampling a series of bits, and a plurality of said buffer circuits corresponding to said sample switches are provided.

Regarding claim 14, Kawabata teaches a bit interleaving apparatus according to figure 3A, wherein two sampling or receiving circuits (13a and 13b) are used with two

Art Unit: 2611

phase offset clock signals (52a and 52b) to effectively double the sampling data rate of a signal (50) which allows two times as much data to be transmitted (col. 1, lines 54-65) using sampling units that run at half the full data rate. Kawabata does not disclose that the sampling or receiving circuits (13a and 13b) are receiver circuits as provided in claim 10. However, Early teaches receivers having sampling circuits which disclose the limitations of claim 10 as applied above. Further, Early teaches that the receivers are advantageous because the buffer control circuits of the receivers prevent switching "glitches" from being induced in the outputs (col. 1, lines 20-35). Therefore, it would have been obvious to one having skill in the art at the time which the invention was made to replace the samplers or receivers of Kawabata with the receivers of Early (i.e. fig. 2 embodiment) because each of the receivers of Early is specifically designed to prevent switching glitches from propagating. Further, the Examiner notes and concedes that the analog to digital converters of Kawabata (13a and 13b) are not strictly analogous to the all digital receivers and buffers of Early. Nonetheless, one skilled in the art is still motivated to utilize the advantage of Kawabata's data interleaving in an all digital context as combined with Early's receivers. Hence, the combination of Kawabata in view of Early comprises a plurality of sample switches sampling a series of bits, and a plurality of said buffer circuits corresponding to said sample switches are provided.

Regarding claim 32, Kawabata in view of Early disclose the limitations of the claim as applied to claim 5 above.

Regarding claim 41, Kawabata in view of Early disclose the limitations of the claim as applied to claim 14 above.

Regarding claim 55, Kawabata teaches a bit interleaving apparatus according to figure 3A, wherein two sampling or receiving circuits (13a and 13b) are used in a interleaved fashion with two phase offset clock signals (52a and 52b) to effectively double the sampling data rate of a signal (50) which allows two times as much data to be transmitted (col. 1, lines 54-65) using sampling units that run at half the full data rate. Kawabata does not disclose that the sampling or receiving circuits (13a and 13b) are receiver circuits as provided in claim 1. However, Early teaches receivers having sampling circuits which disclose the limitations of claim 1 as applied above. Further, Early teaches that the receivers are advantageous because the buffer control circuits of the receivers prevent switching "glitches" from being induced in the outputs (col. 1, lines 20-35). Therefore, it would have been obvious to one having skill in the art at the time which the invention was made to replace the samplers or receivers of Kawabata with the receivers of Early (i.e. fig. 2 embodiment) because each of the receivers of Early is specifically designed to prevent switching glitches from propagating. Further, the Examiner notes and concedes that the analog to digital converters of Kawabata (13a and 13b) are not strictly analogous to the all digital receivers and buffers of Early. Nonetheless, one skilled in the art is still motivated to utilize the advantage of Kawabata's data interleaving in an all digital context as combined with Early's receivers.

Regarding claim 59, Kawabata in view of Early disclose the limitations of claim 55 as applied above. Further, in the circuit of Kawabata in view of Early, a plurality of receiver units are operated in an interleaved fashion. Hence, the combination of Kawabata in view of Early comprises a plurality of sample switches (a pair for each

Art Unit: 2611

receiver) sampling a series of bits, and a plurality of said buffer circuits (one for each receiver) corresponding to said sample switches are provided.

Regarding claim 64. Kawabata teaches a bit interleaving apparatus according to figure 3A, wherein two sampling or receiving circuits (13a and 13b) are used in a interleaved fashion with two phase offset clock signals (52a and 52b) to effectively double the sampling data rate of a signal (50) which allows two times as much data to be transmitted (col. 1, lines 54-65) using sampling units that run at half the full data rate. Kawabata does not disclose that the sampling or receiving circuits (13a and 13b) are receiver circuits as provided in claim 1. However, Early teaches receivers having sampling circuits which disclose the limitations of claim 10 as applied above. Further, Early teaches that the receivers are advantageous because the buffer control circuits of the receivers prevent switching "glitches" from being induced in the outputs (col. 1, lines 20-35). Therefore, it would have been obvious to one having skill in the art at the time which the invention was made to replace the samplers or receivers of Kawabata with the receivers of Early (i.e. fig. 2 embodiment) because each of the receivers of Early is specifically designed to prevent switching glitches from propagating. Further, the Examiner notes and concedes that the analog to digital converters of Kawabata (13a and 13b) are not strictly analogous to the all digital receivers and buffers of Early. Nonetheless, one skilled in the art is still motivated to utilize the advantage of Kawabata's data interleaving in an all digital context as combined with Early's receivers.

Regarding claim 68, Kawabata in view of Early disclose the limitations of claim 64 as applied above. Further, in the circuit of Kawabata in view of Early, a plurality of

Application/Control Number: 10/054,972 Page 8

Art Unit: 2611

receiver units are operated in an interleaved fashion. Hence, the combination of Kawabata in view of Early comprises a plurality of sample switches (a pair for each receiver) sampling a series of bits, and a plurality of said buffer circuits (one for each receiver) corresponding to said sample switches are provided.

#### Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason M. Perilla whose telephone number is (571) 272-3055. The examiner can normally be reached on M-F 8-5 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chieh M. Fan can be reached on (571) 272-3042. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jason M. Perilla October 23, 2006

jmp

CHIEH M. FAN SUPERVISORY PATENT EXAMINER